

分數型頻率除頻器

Frational Frequency Divider

Nano Integrated Circuits and Systems Laboratory Department of Electrical Engineering National Taipei University

指導教授: 郭岳芳 博士 專題生: 李易宸

RELATED TECHNOLOGY



- Frequency Divider is used in PLL (Phase-Locked Loops)
- According to 802.11a, channel spacing = 20 MHz.

MOTIVATION

- Try to design a decimal point to have closer operating frequency steps.
- Try to improve this work by decreasing the power dissipation,

P-COUNTER & P/S DETECTER





needed IC area.

CIRCUIT DESIGN



DIFFERENTIAL HIGH SPEED DIVIDER



DUAL-MODULUS PRESCALER & PSD





COMPARISON

• Power Consumption

	Divider	Buffer	Total
Original Work	4.8mW	2.9mW	7.7mW
This Work	6.16mW*	1.64mW	7.8mW

*Divider(6.16mW)=prescaler(1.93mW)+counter(4.23mW)





Performance

		Operating Frequency	VCO Frequency Steps	Division Ratio	Fref
	Original Work	5.14~5.36 GHz 5.72~5.86 GHz	20 MHz	514~536 572~586	10 MHz
	This Work	5.13~5.43 GHz	10 MHz	513~543	10 MHz

CONCLUSION

By Using Phase Switch Divider with TSPC Structure

• Create a smaller division ratio's step of Frequency Divider.

• Operating in Higher Frequency.

By Using D Flip-Flops in Counter

•Perfect align the signal delivered to P-counter and S-counter.

•Brings more power consumption and layout area.